

### General Description

The MAX5120/MAX5121 are low-power, 12-bit, voltageoutput digital-to-analog converters (DACs) with an internal precision bandgap reference and an output amplifier. The MAX5120 operates on a +5V supply with an internal amplifier reference of +2.5V and is capable of a +4.095V full-scale output range. The MAX5121, operating on +3V, delivers its +2.0475V full-scale output with an internal precision reference of +1.25V. If necessary, the user can override the internal, <10ppm/°C voltage reference with an external reference. Both devices draw only 500µA of supply current, which reduces to 3µA in power-down mode. In addition, their power-up reset feature allows for a user-selectable initial output state of either OV or midscale and minimizes output voltage glitches during


The serial interface is compatible with SPI™, QSPI™ and MICROWIRE™, which makes the MAX5120/ MAX5121 suitable for cascading multiple devices. Each DAC has a double-buffered input organized as an input register followed by a DAC register. A 16-bit shift register loads data into the input register. The DAC register may be updated independently or simultaneously with the input register.

Both devices are available in a 16-pin QSOP package and are specified for the extended industrial (-40°C to +85°C) temperature range. For pin-compatible 14-bit upgrades, see the MAX5170/MAX5172 data sheet; for pin-compatible 13-bit versions, see the MAX5130/ MAX5131 data sheet.

### **Applications**

**Industrial Process Controls** Automatic Test Equipment (ATE) Digital Offset and Gain Adjustment Motion Control μP-Controlled Systems

### Pin Configuration



**Features** 

- **♦ Single-Supply Operation** 
  - +5V (MAX5120)
  - +3V (MAX5121)
- **♦ Full-Scale Output Range** 
  - +4.095V (MAX5120)
  - +2.0475V (MAX5121)
- ♦ Built-In 10ppm/°C (max) Precision Bandgap Reference
  - +2.5V (MAX5120)
  - +1.25V (MAX5121)
- ♦ Adjustable Output Offset
- ♦ SPI/QSPI/MICROWIRE-Compatible, 3-Wire Serial Interface
- ♦ Pin-Programmable Shutdown Mode and Power-**Up Reset (0V or Midscale Output Voltage)**
- ♦ Buffered Output Capable of Driving 5kΩ | 100pF or 4-20mA Loads
- ♦ Space-Saving 16-Pin QSOP Package
- ♦ Pin-Compatible 13-Bit Upgrades Available (MAX5130/MAX5131)
- ♦ Pin-Compatible 14-Bit Upgrades Available (MAX5170/MAX5172)

### **Ordering Information**

PART	PART TEMP. RANGE		INL (LSB)
MAX5120AEEE	-40°C to +85°C	16 QSOP	±0.5
MAX5120BEEE	-40°C to +85°C	16 QSOP	±1
MAX5121AEEE	-40°C to +85°C	16 QSOP	±1
MAX5121BEEE	-40°C to +85°C	16 QSOP	±2

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

NIXIN

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to AGND, DGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
Digital Inputs to DGND	0.3V to +6V
Digital Outputs (DOUT, UPO) to I	OGND0.3V to (V <sub>DD</sub> + 0.3V)
OUT to AGND	0.3V to (V <sub>DD</sub> + 0.3V)
OS to AGND	(AGND - 4V) to (V <sub>DD</sub> + 0.3V)
REF, REFADJ to AGND	0.3V to $(V_{DD} + 0.3V)$

Maximum Current into Any Pin	50mA
Continuous Power Dissipation ( $T_A = +70$ °C)	
QSOP (derate 8.00mW/°C above +70°C)	667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—MAX5120 (+5V)**

 $(V_{DD} = +5V \pm 10\%, OS = AGND = DGND = 0V, 33nF capacitor at REFADJ, internal reference, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	1		<u>'</u>			l
Resolution	N		12			Bits
Integral Nanlingarity (Nata 1)	INII	MAX5120A	-0.5		0.5	LSB
Integral Nonlinearity (Note 1)	INL	MAX5120B	-1		1	LSB
Differential Nonlinearity	DNL		-1		1	LSB
Offset Error (Note 2)	Vos		-10		10	mV
Gain Error	GE		-3	-0.2	3	mV
Full-Scale Voltage	V <sub>F</sub> S	Code = FFF hex, T <sub>A</sub> = +25°C	4.0458	4.095	4.1442	V
Full-Scale Temperature	TCV	MAX5120A		3	10	10 mm 10 C
Coefficient (Note 3)	TCVFS	MAX5120B		10	30	ppm/°C
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$		20	250	μV/V
REFERENCE	'		<u>'</u>			
Output Voltage	V <sub>REF</sub>	T <sub>A</sub> = +25°C		2.5		V
Output Voltage Temperature	TC\/	MAX5120A		3		10 mm 10 C
Coefficient	TCV <sub>REF</sub>	MAX5120B		10		ppm/°C
Reference External Load Regulation	V <sub>OUT</sub> /I <sub>OUT</sub>	$0 \le I_{OUT} \le 100\mu A$ (sourcing)		0.1	1	μV/μΑ
Reference Short-Circuit Current				4		mA
REFADJ Current		REFADJ = V <sub>DD</sub>		3.3	7	μΑ
DIGITAL INPUT	'		<u>'</u>			•
Input High Voltage	VIH		3			V
Input Low Voltage	VIL				0.8	V
Input Hysteresis	nput Hysteresis VHYS			200		mV
Input Leakage Current I <sub>IN</sub>		$V_{IN} = 0$ or $V_{DD}$	-1	0.001	1	μΑ
Input Capacitance	CIN			8		pF
DIGITAL OUTPUTS	•		'			
Output High Voltage	Voн	ISOURCE = 2mA	V <sub>DD</sub> - 0.5	)		V
Output Low Voltage	Vol	ISINK = 2mA		0.13	0.4	V

MIXIM

### **ELECTRICAL CHARACTERISTICS—MAX5120 (+5V) (continued)**

 $(V_{DD} = +5V \pm 10\%, OS = AGND = DGND = 0V, 33nF capacitor at REFADJ, internal reference, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN} to T_{MAX}$ , unless otherwise noted. Typical values are at T\_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE			<b>'</b>			
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time	out Settling Time To $\pm 0.5$ LSB, V <sub>STEP</sub> = 4V 20					μs
Output Voltage Swing (Note 4)				0 to V <sub>DD</sub>		V
OS Input Resistance	Ros		83	121		kΩ
Time Required to Exit Shutdown				2		ms
Digital Feedthrough		CS = V <sub>DD</sub> , f <sub>SCLK</sub> = 100kHz, V <sub>SCLK</sub> = 5Vp-p	5			nV-s
POWER REQUIREMENTS						
Power-Supply Voltage (Note 5)	$V_{DD}$		4.5		5.5	V
Power-Supply Current (Note 5)	IDD			500	600	μΑ
Power-Supply Current in Shutdown I <sub>SHDN</sub> 3 20				20	μΑ	

### **ELECTRICAL CHARACTERISTICS—MAX5121 (+3V)**

 $(V_{DD}=+3V\pm10\%,\,OS=AGND=DGND=0V,\,33nF$  capacitor at REFADJ, internal reference,  $R_{L}=5k\Omega$ ,  $C_{L}=100pF,\,T_{A}=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A}=+25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE			'				
Resolution	N		12			Bits	
Integral Naplinagrity (Nata 1)	INL	MAX5121A	-1		1	- LSB	
Integral Nonlinearity (Note 1)	IINL	MAX5121B	-2		2	LSD	
Differential Nonlinearity	DNL		-1		1	LSB	
Offset Error (Note 2)	Vos		-10		10	mV	
Gain Error	GE		-5	-0.2	5	mV	
Full-Scale Voltage	VFS	Data = FFF hex, T <sub>A</sub> = +25°C	2.0229	2.0475	2.0721	V	
Full-Scale Temperature	TCV/=a	MAX5121A		3	10	nnm/°C	
Coefficient (Note 3)	TCV <sub>FS</sub>	MAX5121B		10	30	ppm/°C	
Power-Supply Rejection Ratio	PSRR	$2.7V \le V_{DD} \le 3.3V$		20	250	μV/V	
REFERENCE			•				
Output Voltage	V <sub>REF</sub>	$T_A = +25^{\circ}C$		1.25		V	
Output Voltage Temperature	TCVs==	MAX5121A		3			
Coefficient	TCV <sub>REF</sub>	MAX5121B		10		ppm/°C	
Reference External Load Regulation	V <sub>OUT</sub> /I <sub>OUT</sub>	$0 \le I_{OUT} \le 100 \mu A$ (sourcing)		0.1	1	μV/μΑ	
Reference Short-Circuit Current				4		mA	
REFADJ Current		REFADJ = V <sub>DD</sub>		3.3	7	μΑ	
DIGITAL INPUT			•				
Input High Voltage VIH			2.2			V	
Input Low Voltage	put Low Voltage VIL		0.8	V			
Input Hysteresis	VHYS			200		mV	

### **ELECTRICAL CHARACTERISTICS—MAX5121 (+3V) (continued)**

 $(V_{DD} = +3V \pm 10\%, OS = AGND = DGND = 0V, 33nF capacitor at REFADJ, internal reference, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage Current	liN	VIN = 0 or VDD	-1	0.001	1	μΑ
Input Capacitance	CIN			8		pF
DIGITAL OUTPUTS			•			
Output High Voltage	Voн	ISOURCE = 2mA	V <sub>DD</sub> - 0.	5		V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time		To ±0.5LSB, V <sub>STEP</sub> = 2V		20		μs
Output Voltage Swing (Note 4)				0 to V <sub>DD</sub>		V
OS Input Resistance	Ros		83	121		kΩ
Time Required to Exit Shutdown				2		ms
Digital Feedthrough		CS = V <sub>DD</sub> , f <sub>SCLK</sub> = 100kHz, V <sub>SCLK</sub> = 3Vp-p		5		nV-s
POWER REQUIREMENTS						
Power-Supply Voltage (Note 5)	V <sub>DD</sub>		2.7		3.6	V
Power-Supply Current (Note 5)	I <sub>DD</sub>			500	600	μΑ
Power-Supply Current in Shutdown	I <sub>SHDN</sub>			3	20	μΑ

### **TIMING CHARACTERISTICS—MAX5120 (+5V)**

 $(V_{DD} = +5V \pm 10\%, OS = AGND = DGND = 0V, 33nF capacitor at REFADJ, internal reference, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tch		40			ns
SCLK Pulse Width Low	t <sub>CL</sub>		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to CS Rise Hold Time	tcsh		0			ns
SDI Setup Time	t <sub>DS</sub>		40			ns
SDI Hold Time	t <sub>DH</sub>		0			ns
SCLK Rise to DOUT Valid Propagation Delay Time	t <sub>DO1</sub>	C <sub>LOAD</sub> = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay Time	t <sub>DO2</sub>	C <sub>LOAD</sub> = 200pF		80	ns	
SCLK Rise to CS Fall Delay Time t <sub>CS0</sub>			10			ns
CS Rise to SCLK Rise Hold Time	t <sub>CS1</sub>	40				ns
CS Pulse Width High	tcsw		100			ns

### TIMING CHARACTERISTICS—MAX5121 (+3V)

 $(V_{DD} = +3V \pm 10\%, OS = AGND = DGND = 0V, 33nF capacitor at REFADJ, internal reference, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN} to T_{MAX}$ , unless otherwise noted. Typical values are at T\_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	tcp		150			ns
SCLK Pulse Width High	tсн		75			ns
SCLK Pulse Width Low	tcL		75			ns
CS Fall to SCLK Rise Setup Time	tcss		60			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
SDI Setup Time	t <sub>DS</sub>		60			ns
SDI Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay Time	t <sub>DO1</sub>	C <sub>LOAD</sub> = 200pF			200	ns
SCLK Fall to DOUT Valid Propagation Delay Time	t <sub>DO2</sub>	C <sub>LOAD</sub> = 200pF		200	ns	
SCLK Rise to CS Fall Delay Time	t <sub>CS0</sub>	50 10			ns	
CS Rise to SCLK Rise Hold Time	t <sub>CS1</sub>	75				ns
CS Pulse Width High	tcsw		150			ns

Note 1: Accuracy is guaranteed as shown in the following table:

$V_{DD}$	Accuracy Guaranteed				
(V)	From Code:	To Code:			
5	10	4095			
3	20	4095			

Note 2: Offset is measured at the code closest to 10mV.

Note 3: The temperature coefficient is determined by the "box" method in which the maximum  $\Delta V_{OUT}$  over the temperature range is divided by  $\Delta T$ .


MAX5120


Note 4: Accuracy is better than 1.0LSB for V<sub>OUT</sub> = 10mV to (V<sub>DD</sub> - 180mV). Guaranteed by PSR test on end points.


**Note 5:**  $R_{LOAD} = \infty$  and digital inputs are at either  $V_{DD}$  or DGND.

### Typical Operating Characteristics

 $(V_{DD} = +5V \text{ (MAX5120)}, V_{DD} = +3V \text{ (MAX5121)}, R_L = 5k\Omega, C_L = 100pF, OS = AGND, T_A = +25^{\circ}C, unless otherwise noted.)$ 









### Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ (MAX5120)}, V_{DD} = +3V \text{ (MAX5121)}, R_L = 5k\Omega, C_L = 100pF, OS = AGND, T_A = +25^{\circ}C, unless otherwise noted.)$ 




### Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ (MAX5120)}, V_{DD} = +3V \text{ (MAX5121)}, R_L = 5k\Omega, C_L = 100pF, OS = AGND, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ (MAX5120)}, V_{DD} = +3V \text{ (MAX5121)}, R_L = 5k\Omega, C_L = 100pF, OS = AGND, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### **Pin Description**

PIN	NAME	FUNCTION
1	OS	Offset Adjust (Analog Input)
2	OUT	Analog Output Voltage. High impedance if part is in shutdown.
3	RSTVAL	Reset Value Input (Digital Input)  1: Tie to V <sub>DD</sub> to select midscale as the output reset value.  0: Tie to DGND to select 0V as the output reset value.
4	PDL	Power-Down Lockout (Digital Input) 1: Normal operation. 0: Disallows shutdown (device cannot be powered down).
5	CLR	Reset DAC Input (Digital Input). Clears the DAC to its predetermined (RSTVAL) output state. Clearing the DAC will cause it to exit a software shutdown state.
6	CS	Active-Low Chip-Select Input (Digital Input)
7	DIN	Serial Data Input. Data is clocked in on the rising edge of SCLK.
8	SCLK	Serial Clock Input
9	DGND	Digital Ground
10	DOUT	Serial Data Output
11	UPO	User-Programmable Output (Digital Output)
12	PD	Power-Down Input (Digital Input). Pulling PD high when $\overline{PDL} = V_{DD}$ places the IC into shutdown with a maximum shutdown current of 20µA.
13	AGND	Analog Ground
14	REF	Buffered Reference Output/Input. In internal reference mode, the reference buffer provides a +2.5V (MAX5120) or +1.25V (MAX5121) nominal output, externally adjustable at REFADJ. In external reference mode, disable the internal reference by pulling REFADJ to VDD and applying the external reference to REF.
15	REFADJ	Analog Reference Adjust Input. Bypass with a 33nF capacitor to AGND. Connect to V <sub>DD</sub> when using an external reference.
16	$V_{\mathrm{DD}}$	Positive Power Supply. Bypass with a 0.1µF capacitor in parallel with a 4.7µF capacitor to AGND.




Figure 1. Simplified Functional Diagram

### Detailed Description

The MAX5120/MAX5121 12-bit, voltage-output DACs are easily configured with a 3-wire serial interface. They include a 16-bit data-in/data-out shift register and have a double-buffered input consisting of an input register and a DAC register. In addition, these devices employ precision bandgap references and trimmed internal resistors to produce a gain of 1.6384V/V, maximizing the output voltage swing (Figure 1). The MAX5120/MAX5121 output amplifier's offset-adjust pin allows for a DC shift in the DAC outputs. The full-scale output voltage is +4.095V for the MAX5120 and +2.0475V for the MAX5121. These DACs are designed with an inverted R-2R ladder network (Figure 2) that produces a weighted output voltage proportional to the digital input code.

#### Internal Reference

Both the MAX5120 and MAX5121 use an on-board precision bandgap reference to generate an output voltage of +2.5V (MAX5120) or +1.25V (MAX5121). With a low temperature coefficient of only 10ppm/°C (max), the REF pin can source up to 100 $\mu$ A and may become unstable with capacitive loads exceeding 100pF. REFADJ can be used for minor adjustments (1%) to the reference voltage. Use the circuits shown in Figure 3a




Figure 2. Simplified Inverted R-2R DAC Structure

(MAX5120) and Figure 3b (MAX5121) to achieve these adjustments. Connect a 33nF capacitor from REFADJ to AGND to establish low-noise operation of the DAC. Larger capacitor values may be used, but will result in increased start-up delay. The time constant ( $\tau$ ) for the start-up delay is determined by the REFADJ input impedance of 4k $\Omega$  and CREFADJ:

 $\tau = 4k\Omega \cdot CREFADJ$ 

#### External Reference

An external reference may be applied to the REF pin. Disable the internal reference by pulling REFADJ to V<sub>DD</sub>. This allows an external reference signal (AC- or DC-based) to be fed into the REF pin. For proper operation, **do not** exceed the input voltage range limits of OV to (V<sub>DD</sub> - 1.4V) for V<sub>REF</sub>.

Determine the output voltage using the following equation (REFADJ = V<sub>DD</sub>; OS = AGND):

 $V_{OUT} = [V_{RFF} \cdot (NB / 4096)] \cdot 1.6384V/V$ 

where NB is the numeric value of the MAX5120/MAX5121 input code (0 to 4095),  $V_{REF}$  is the external reference voltage, and 1.6384V/V is the gain of the internal output amplifier. The REF pin has a minimum input resistance of  $40k\Omega$  and is code-dependent.

#### **Output Amplifier**

The output amplifier of the MAX5120/MAX5121 employs a trimmed resistor-divider to set a gain of +1.6384V/V and minimize the gain error. With its on-board laser-trimmed +1.25V reference and the output buffer gain, the MAX5121 achieves a full-scale output

of +2.0475V, while the MAX5120 provides a +4.095V full-scale output with a +2.5V reference.

The output amplifier has a typical slew rate of 0.6V/ $\mu$ s and settles to  $\pm 0.5$ LSB within 20 $\mu$ s, with a load of 5k $\Omega$  in parallel with 100pF. Loads less than 1k $\Omega$  may result in degraded performance.

The OS pin may be used to adjust the output offset voltage. For instance, to achieve a +1V offset, apply -1.566V (Offset = -[Output Buffer Gain - 1] • Vos) to OS to produce an output voltage range from +1V to (1V +  $V_{REF}$  • 1.6384V/V). Note that the DAC's output range is still limited by the maximum output voltage specification.

#### Power-Down Mode

The MAX5120/MAX5121 feature software- and hard-ware-programmable (PD pin) shutdown modes that reduce the typical supply current to 3µA. To enter software shutdown mode, program the control sequence for the DAC as shown in Table 1.

In shutdown mode, the amplifier output becomes high impedance and the serial interface remains active. Data in the input registers is saved, allowing the MAX5120/MAX5121 to recall the output state prior to entering shutdown when returning to normal operation mode. To exit shutdown mode, load both input and DAC registers simultaneously or update the DAC register from the input register. When returning from shutdown mode, wait 2ms for the reference to settle. When using an external reference, the DAC requires only 20µs for the output to stabilize.




Figure 3a. MAX5120 Reference Adjust Circuit




Figure 3b. MAX5121 Reference Adjust Circuit

**Table 1. Serial-Interface Programming Commands** 

	16-	BIT SERIA	L WORD		FUNCTION
C2	C1	C0	D11 D0	S0*	FUNCTION
0	0	0	XXXXXXXXXXX	0	No operation.
0	0	1	12-Bit DAC Data	0	Load input register; DAC register unchanged.
0	1	0	12-Bit DAC Data	0	Simultaneously load input and DAC registers; exit shutdown.
0	1	1	XXXXXXXXXXX	0	Update DAC register from input register; exit shutdown.
1	0	1	XXXXXXXXXXX	0	Shutdown DAC (provided PDL = 1)
1	0	0	XXXXXXXXXXX	0	UPO goes low (default).
1	1	0	XXXXXXXXXXX	0	UPO goes high.
1	1	1	1XXXXXXXXXXX	0	Mode 1; DOUT clocked out on SCLK's rising edge.
1	1	1	00XXXXXXXXXX	0	Mode 0; DOUT clocked out on SCLK's falling edge (default).

X = Don't care

### Power-Down Lockout Input (PDL)

The power-down lockout pin (PDL) disables shutdown when low. When in shutdown mode, a high-to-low transition on PDL will wake up the DAC with its output still set to the state prior to power-down. PDL can also be used to wake up the device asynchronously.

#### Power-Down Input (PD)

Pulling PD high places the MAX5120/MAX5121 in shutdown mode. Pulling PD low will not return the MAX5120/MAX5121 to normal operation. A high-to-low transition on PDL or appropriate commands (Table 1) via the serial interface are required to exit power-down.

### Serial-Interface Configuration (SPI/QSPI/MICROWIRE/PIC16/PIC17)

The MAX5120/MAX5121 3-wire serial interface is compatible with SPI, QSPI, PIC16/PIC17 (Figure 4) and MICROWIRE (Figure 5) interface standards. The 2-bytelong serial input word contains three control bits, 12 data bits in MSB-first format and one sub-bit, which is always zero (Table 2).

The MAX5120/MAX5121's digital inputs are double buffered, which allows the user to:

- Load the input register without updating the DAC register;
- Update the DAC register with data from the input register;
- Update the input and DAC registers concurrently.




Figure 4. SPI/QSPI Interface Connections (PIC16/PIC17)




Figure 5. MICROWIRE Interface Connections

<sup>\*</sup> S0 is a sub-bit and is always zero.

The 16-bit input word may be sent in two 1-byte packets (SPI-, MICROWIRE- and PIC16/PIC17-compatible), with  $\overline{\text{CS}}$  low during this period. The control bits C2, C1, and C0 (Table 1) determine:

- The clock edge on which DOUT is to be clocked out via the serial interface;
- The state of the user-programmable logic output;
- The configuration of the device after shutdown.

The general timing diagram in Figure 6 illustrates how data is acquired. CS must be low for the part to receive data. With CS low, data at DIN is clocked into the register on the rising edge of SCLK. When CS transitions high, data is latched into the input and/or DAC registers, depending on the setting of the three control bits C2, C1, and C0. The maximum serial clock frequency guaranteed for proper operation is 10MHz for the MAX5120 and 6.6MHz for the MAX5121. Figure 7 depicts a more detailed timing diagram of the serial interface.

#### Table 2. Serial Data Format

MSB		LSB
⇐	16 BITS OF SERIAL DATA	$\Rightarrow$
Control Bits	MSB Data Bits LSB	Sub-Bit
C2, C1, C0	D11D0	S0

### PIC16 with SSP Module and PIC17 Interface

The MAX5120/MAX5121 are compatible with a PIC16/ PIC17 controller ( $\mu$ C), using the synchronous serial port (SSP) module. To establish SPI communication connect the controller as shown in Figure 4 and configure the PIC16/PIC17 as system master by initializing its synchronous serial port control register (SSPCON) and synchronous serial port status register (SSPSTAT) to the bit patterns shown in Tables 3 and 4.

In SPI mode, the PIC16/PIC17  $\mu$ Cs allow 8 bits of data to be transmitted synchronously and received simultaneously. Two consecutive 8-bit writings (Figure 6) are necessary to feed the DAC with three control bits and 12 data bits plus one sub-bit. DIN data transitions on the serial clock's falling edge and is clocked into the DAC on SCLK's rising edge. The first 8 bits on DIN contain the 3 control bits (C2, C1, and C0) and the first five data bits (D11–D7). The second 8-bit word contains the remaining bits (D6–D0), and the sub-bit S0.




Figure 6. Serial-Interface Timing




Figure 7. Detailed Serial-Interface Timing

**Table 3. Detailed SSPCON Register Contents** 

CONTROL BIT		MAX5120/MAX5121 SETTINGS	SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPCON)		
WCOL	BIT7	Х	Write Collision Detection Bit		
SSPOV	BIT6	Х	Receive Overflow Detection Bit		
SSPEN	BIT5	1	Synchronous Serial Port Enable Bit.  0: Disables serial port and configures these pins as I/O port pins.  1: Enables serial port and configures SCK, SDO, and SCI as serial-port pins.		
CKP	BIT4	0	Clock Polarity Select Bit. CKP = 0 for SPI master-mode selection.		
SSPM3	BIT3	0			
SSPM2	BIT2	0	Synchronous Serial Port Mode Select Bit. Sets SPI master mode		
SSPM1	BIT1	0	and selects f <sub>CLK</sub> = f <sub>OSC</sub> / 16.		
SSPM0	BIT0	1			

X = Don't care

**Table 4. Detailed SSPSTAT Register Contents** 

CONTR	CONTROL BIT  MAX5120/MAX5121  SETTINGS		SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPSTAT)		
SMP	BIT7	0	SPI Data Input Sample Phase. Input data is sampled at the middle of the data output time.		
CKE	BIT6	1	SPI Clock Edge Select Bit. Data will be transmitted on the rising edge of the serial clock.		
D/A	BIT5	X	Data Address Bit		
Р	BIT4	X	Stop Bit		
S	BIT3	X	Start Bit		
R/W	BIT2	X	Read/Write Bit Information		
UA	BIT1	X	Update Address		
BF	BIT0	X Buffer Full Status Bit			

X = Don't care

#### Serial Data Output

The contents of the internal shift register are output serially on DOUT, which allows for daisy-chaining (see *Applications Information*) of multiple devices as well as data readback. The MAX5120/MAX5121 may be programmed to shift data out on DOUT on the serial clock's rising edge (Mode 1) or falling edge (Mode 0). The latter is the default during power-up and provides a lag of 16 clock cycles, maintaining SPI, QSPI, MICROWIRE, and PIC16/PIC17 compatibility. In Mode 1, the output data lags DIN by 15.5 clock cycles. During power-down, DOUT retains its last digital state prior to shutdown.

### **User-Programmable Output (UPO)**

The UPO feature allows an external device to be controlled through the serial-interface setup (Table 1), thereby reducing the number of microcontroller I/O ports required. During power-down, this output will retain the last digital state before shutdown. With CLR pulled low, UPO will reset to the default state after wake up.

### \_Applications Information

#### **Definitions**

### Integral Nonlinearity (INL)

Integral nonlinearity (Figure 8a) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit (closest approximation to the actual transfer curve) or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every single step.

### Differential Nonlinearity (DNL)

Differential nonlinearity (Figure 8b) is the difference between an actual step height and the ideal value of 1LSB. If the magnitude of the DNL is less than 1LSB, the DAC guarantees no missing codes and is monotonic.

#### Offset Error

The offset error (Figure 8c) is the difference between the ideal and the actual offset point. For a DAC, the offset point is the step value when the digital input is zero. This error affects all codes by the same amount and can usually be compensated for by trimming.

#### Gain Error

Gain error (Figure 8d) is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.





Figure 8a. Integral Nonlinearity






Figure 8c. Offset Error




Figure 8d. Gain Error

#### Settling Time

The settling time is the amount of time required from the start of a transition until the DAC output settles to its new output value within the converter's specified accuracy.

#### Digital Feedthrough

Digital feedthrough is noise generated on the DAC's output when any digital input transitions. Proper board layout and grounding will significantly reduce this noise, but there will always be some feedthrough caused by the DAC itself.

### **Unipolar Output**

Figure 9 shows the MAX5120/MAX5121 setup for unipolar, Rail-to-Rail® operation with a gain of 1.6384V/V. With its +2.5V internal reference, the MAX5120 can generate a unipolar output range of 0V to +4.095V. The MAX5121 produces a range of 0V to +2.0475V with its on-board +1.25V reference. Table 5 lists example codes for unipolar output voltages. An offset to the output voltage can be achieved by simply connecting the appropriate voltage to the OS pin, as shown in Figure 10.

### **Bipolar Output**

The MAX5120/MAX5121 can be configured for unity-gain bipolar operation (OS = OUT) using the circuit shown in Figure 11. The output voltage  $V_{OUT}$  is thereby given by the following equation:

where NB is the numeric value of the DAC's binary input code, VREF is the voltage of the internal (or external) precision reference, and G is the overall gain. The application circuit in Figure 11 uses a low-cost operational amplifier (MAX4162) external to the MAX5120/MAX5121 in a unity-gain configuration. This provides an overall circuit gain of 2V/V. Table 6 lists example codes for bipolar output voltages.

### Reset (RSTVAL) and Clear (CLR) Functions

The MAX5120/MAX5121 DACs offer a clear pin  $(\overline{CLR})$  that resets the output to a certain value, depending upon how RSTVAL is set. RSTVAL = DGND sets the output to 0, and RSTVAL =  $V_{DD}$  sets the output to midscale when  $\overline{CLR}$  is pulled low.

The  $\overline{\text{CLR}}$  pin has a minimum input resistance of  $40\text{k}\Omega$  in series with a diode to the supply voltage (V<sub>DD</sub>). If the digital voltage is higher than the supply voltage for the part, a small input current may flow, but this current will be limited to (V<sub>CLR</sub> - V<sub>DD</sub> - 0.5V) /  $40\text{k}\Omega$ .

**Note:** Clearing the DAC will also cause the part to exit software shutdown (PD = 0).

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.




Figure 9. Unipolar Output Circuit (OS = AGND) Using Internal (1.25V/2.5V) or External Reference. With external reference, pull REFADJ to VDD.




Figure 10. Circuit for Adding Offset to the DAC's Output




Figure 11. Unity-Gain Bipolar Output Circuit Using Internal (+1.25V/+2.5V) or External Reference. With external reference, pull REFADJ to VDD.

Table 5. Unipolar Code Table (Gain = 1.6384V/V)

DAC CONTENTS		ANALOG OUTPUT			
MSB LSB	SUB-BIT S0	INTERNAL REFERENCE		EXTERNAL REFERENCE	
		MAX5120	MAX5121	EXTERNAL REFERENCE	
1111 11	11 1111	0	+4.0950V	+2.0475V	+VREF (4095 / 4096) • 1.6384
1000 00	00 0001	0	+2.049V	+1.0245V	+V <sub>REF</sub> (2049 / 4096) • 1.6384
1000 00	00 0000	0	+2.048V	+1.024V	+V <sub>REF</sub> (2048 / 4096) • 1.6384
0111 11	11 1111	0	+2.047V	+1.0235V	+V <sub>REF</sub> (2047 / 4096) • 1.6384
0000 00	00 0001	0	+1mV	+0.5mV	+VREF (1 / 4096) • 1.6384
0000 00	00 0000	0	OV	OV	OV

Table 6. Bipolar Code Table for Figure 11

DAC CONTENTS		ANALOG OUTPUT			
MSB LSB	SUB-BIT SO	INTERNAL REFERENCE		EXTERNAL REFERENCE	
		MAX5120	MAX5121	EXTERNAL REFERENCE	
1111 111	1 1111	0	+2.49878V	+1.24939V	V <sub>REF</sub> • [ {2 · (4095 / 4096)} - 1]
1000 000	00 0001	0	+1.2207mV	+610.35µV	V <sub>REF</sub> • [ {2 · (2049 / 4096)} - 1]
1000 000	0000	0	OV	OV	V <sub>REF</sub> • [ {2 · (2048 / 4096)} - 1]
0111 111	1 1111	0	-1.2207µV	-610.35µV	V <sub>REF</sub> • [ {2 · (2047 / 4096)} - 1]
0000 0000	00 0001	0	-2.49878V	-1.24939V	V <sub>REF</sub> • [ {2 · (14096)} - 1]
0000 0000	00000	0	-2.5V	-1.25V	-V <sub>REF</sub>




Figure 12. Daisy-Chaining Multiple Devices with the Digital I/Os DIN/DOUT

#### **Daisy-Chaining Devices**

Any number of MAX5120/MAX5121s can be daisy-chained simply by connecting the serial data output pin (DOUT) of one device to the digital input pin (DIN) of the following device in the chain (Figure 12).

Another configuration allows several MAX5120/MAX5121 DACs to share one common DIN signal line (Figure 13). In this configuration, the data bus is common to all devices; data is not shifted through a daisychain. However, more I/O lines are required in this configuration, because each IC needs a dedicated CS line.

### Using an External Reference with AC Components

The MAX5120/MAX5121 have multiplying capabilities within the reference input voltage range specifications. Figure 14 shows a technique for applying a sinusoidal input to REF, where the AC signal is offset before being applied to the reference input.

### Power-Supply and Bypassing Considerations

On power-up, the input and DAC registers are cleared to either zero (RSTVAL = DGND) or midscale (RSTVAL

=  $V_{DD}$ ). Bypass the power supply with a 4.7 $\mu$ F capacitor in parallel with a 0.1 $\mu$ F capacitor to AGND. Minimize lead lengths to reduce lead inductance.

#### Layout Considerations

Digital and AC transient signals coupling to AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.




Figure 13. Multiple Devices Share One Common Digital Input (DIN)





Figure 14. External Reference with AC Components

\_Chip Information

TRANSISTOR COUNT: 3308

SUBSTRATE CONNECTED TO AGND.

### Package Information



**NOTES** 

///XI/M \_\_\_\_\_\_\_ 1

**NOTES** 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.